Company
ST Home | Memories | NVRAM | IBIS Models Information

NVRAM
IBIS Models Information

Back to Model Files Request

NVRAM IBIS Model Example

What is IBIS?
I/O Buffer Information Specification is a fast and accurate Behavioral method of modeling I/O buffers based on V/I curve data derived from measurements or full circuit simulation. Uses a standardized software parsable format to create the Behavioral Information needed to model Analog characteristics of IC's. Can be used by almost any Analog Simulators/EDA tools in the Industry.
'
IBIS vs. Spice

Spice Models

Table Models

IBIS (& Behavioral Models)

bullet

Buffer centric

bullet

Buffer and component centric

bullet

Component centric

bullet

Requires Process and Netlist Information.
Reveals Intellectual Property.

bullet

Buffer models using tables, netlist information still needed.

bullet

Hides Process and netlist information.

'
Advantages of IBIS

bullet

Protection of Proprietary Information.

bullet

Accurate model as non-linear aspects of I/O are used, Package parasitic and ESD structure considered also.

bullet

Design wins before Silicon is out.

bullet

Signal Integrity, and Transition Response Simulation on PCB.

bullet

Faster simulation time compared to structural methods.

bullet

Compatibility with all Industry wide simulation platforms.

Behavioral Diagram of IBIS
This behavioral diagram shows the most important building blocks required to create an IBIS model.
IBIS Model Behavioral Diagram
'
Block Diagram of CMOS Buffer
A basic IBIS model consists of the following for each buffer on a chip:

bullet

Four I-V curves:

 

pull-up & Power clamp

pull-down & GND clamp

bullet

Two ramps:

 

dV/dt_rise

dV/dt_fall

bullet

Die capacitance - C_comp

bullet

Packaging - RLC values

'
IBIS Basics

bullet

Text file

bullet

Keywords in square brackets:

 
Header information for file name, date, and so forth;
Component name [Component];
Pinout [Pin]; and
Model Sections [Model]

bullet

Subparameters

bullet

RLC package parameters

 
Only self packaging resistance, capacitance, and inductance [Package] , [Pin];
Complete RLC matrix (self and mutual parameters) [Package Model]; and
Define Package Model], embedded in IBIS file (.ibs) or in external file (.pkg).
'
More Information

NVRAM IBIS Model Example

Back to Model Files Request